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INSPECTION SYSTEMS AND METHODS 
CROSS-REFERENCE TO RELATED 
APPLICATION 
This application claims the benefit of U.S. Provisional 
Application No. 60/561,363, filed Apr. 12, 2004, which is 
entirely incorporated herein by reference. 
2 
interpretation algorithms necessary to evaluate the data. In 
addition, both AMI andAXI systems usually have high oper-
ating and equipment costs. 
SUMMARY 
Embodiments of inspection systems and methods are pro-
vided. Briefly described, one embodiment of an inspection 
system, among others, comprises logic configured to receive 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
The U.S. govermnent may have a paid-up license in this 
invention and the right in limited circumstances to require the 
patent owner to license others on reasonable terms as pro-
vided for by the terms of DMI-0217311 awarded by the 
National Science Foundation of the U.S. 
10 a reference signal and a target signal, the reference signal 
having first surface displacement information and the target 
signal having second surface displacement information, said 
logic configured to determine a correlation coefficient 
between the first surface displacement information and the 
15 second surface displacement information, the correlation 
coefficient indicating whether an inspected object exhibits a 
defect. 
TECHNICAL FIELD 
Embodiments of inspection methods are also provided. In 
this regard, one embodiment of an inspection method, among 
The present invention is generally related to inspection 
systems, and in particular, non-destructive solder joint 
inspection systems and methods. 
20 others, comprises receiving a reference signal having first 
surface displacement information, receiving a target signal 
having second surface displacement information, and deter-
mining a correlation coefficient between the first surface dis-
placement information and the second surface displacement 
BACKGROUND 25 information, the correlation coefficient indicating whether an 
inspected object exhibits a defect. 
Other systems, methods, features, and advantages of the 
present disclosure will be or become apparent to one with 
skill in the art upon examination of the following drawings 
30 and detailed description. It is intended that all such additional 
systems, methods, features, and advantages be included 
within this description, be within the scope of the present 
disclosure, and be protected by the accompanying claims. 
Computer chips are typically connected to computer 
boards, such as printed circuit boards (PCB' s ), by soldering. 
For instance, conventional computer chips have been con-
nected to such boards in the past by soldering a plurality of 
pins extending from the chip to the board. Presently, con-
sumer demands are driving the current trend in the electronics 
industry to make products that are compact, high in density, 
light, and thin. These demands have created new chip inter- 35 
connection methods. One such inter-connection method is 
known as solder bump or ball technology. Flip chip, ball grid 
arrays, chip scales, and multi-chip modules each use small 
solder bumps underneath the chips for interconnection, typi-
cally making them superior in performance to other more 40 
conventional interconnection technologies. 
BRIEF DESCRIPTION OF THE DRAWINGS 
Many aspects of inspection systems and methods can be 
better understood with reference to the following drawings. 
The components in the drawings are not necessarily to scale, 
emphasis instead being placed upon clearly illustrating the 
principles of the present systems and methods. Moreover, in 
the drawings, like reference numerals designate correspond-
ing parts throughout the several views. 
FIG. 1 is a schematic diagram of an example environment 
for an embodiment of an inspection system. 
FIG. 2 is a schematic diagram of an exemplary object to be 
tested by the inspection system shown in FIG. 1. 
The standard flip chip assembly process in a surface mount 
technology environment, for example, includes the following 
steps: flux application, die placement, solder reflow, and 
underfill processing. Once a defect is found in the flip chip 45 
connection after underfilling, the whole circuit board usually 
has to be discarded, since reworking underfilled flip chips is 
complicated and costly. Therefore, it is desirable to have an 
inspection process between the solder reflow and underfill 
dispensing processes to reduce the manufacturing cost. 
Among various solder joint defects, detection of solder 
joint cracks remains a challenge to available automated non-
destructive inspection techniques, such as Automated Optical 
Inspection (AOI), Acoustic Microscopy Imaging (AMI), and 
Automated X-ray Inspection (AXI). Solder joints with cracks 55 
often have intermittent connections and they often can pass 
functional tests or in-circuit tests, but may cause problems 
during normal operations. Flip chip solder joints are hidden 
from direct view and are difficult to access with automated 
optical inspection equipment. Both AMI andAXI are able to 60 
generate penetrative images, but both methods have difficul-
ties in imaging cracks, especially cracks in the vertical direc-
tion (i.e., the direction perpendicular to the imaging plane). 
3D X-ray laminography techniques used inAXI are capable 
ofidentifying defects in the vertical direction. However, these 65 
techniques are generally not suitable for in-line inspection 
because of their slow throughput and the complicated image 
FIG. 3 is a block diagram showing a configuration of a 
50 processing device that can implement an embodiment of an 
inspection system. 
FIG. 4 is a flow diagram that illustrates an inspection 
method embodiment. 
FIG. 5 is a plot that illustrates waveforms of surface dis-
placement signals collected from a test panel. 
FIG. 6 is a plot that illustrates power spectra corresponding 
to the signal waveforms shown in FIG. 5. 
FIG. 7 A is a plot that illustrates modified correlation coef-
ficient analysis results of two reference chips. 
FIG. 7B is a plot that illustrates modified correlation coef-
ficient analysis results of a reference chip and a thermally 
cycled chip. 
FIGS. SA-SD are contour plots of surface vibration 
responses from a target object and a reference object. 
FIG. 9 is a plot that illustrates test results from an imple-
mentation of an embodiment of an auto-comparison method. 
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FIG. 10 is a flow diagram that illustrates an embodiment of 
an auto comparison method. 
DETAILED DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
4 
a computer driven movement stage 175 upon which the PCB 
150 is positioned, a manual movement stage 170 that is dis-
posed on movement stage 175 for adjusting the location of the 
laser excitation point, motor controllers 180 that positions the 
movement stage 175, and a vibrometer 190 that detects sur-
face displacement (e.g., chip surface displacement) resulting 
from ultrasonic waves induced by the laser 110. The move-
ment stage 175 is used to translate the PCB 150 with reference 
to the vibrometer 190, which in one embodiment has a fixed 
Disclosed herein are various embodiments of inspections 
systems and methods (herein, inspection systems for brevity). 
Such inspection systems can be understood in the context of 
a test/evaluation system. Inspection systems may be imple-
mented in low-cost, highly-sensitive, highly-automated test/ 
evaluation systems to perform solder joint and electronics 
component quality evaluations. A fully developed test/evalu-
ation system can be placed in-line for production inspection 
or off-line as a nondestructive failure analysis tool. An inspec-
tion method may utilize one or more algorithms (e.g., error 
ratio analysis, correlation coefficient and/or a derivative 
thereof, etc.) to analyze ultrasound signals and surface dis-
placement signals, and can also be added into a feature vector 
when implementing defect pattern recognition. 
10 position. By translating the PCB 150, different objects and 
locations on the PCB 150 can be inspected. In some embodi-
ments, the stages 170 and 175 can be integrated together. In 
one embodiment, the laser 110 may be a pulsed Nd:YAG 
laser, which is used as the excitation source to induce ultra-
15 sonic waves. Excitation by nanosecond (ns) scale laser pulses 
causes nearly instantaneous heating and material strain on an 
object (e.g., semiconductor chip) disposed on the PCB 150, 
producing broadband ultrasonic waves from the kilohertz 
20 
(kHz) to megahertz (MHz) range. 
The laser input coupler 120 couples the laser pulses pro-
vided by the laser 110 to the fiber optic cable 140. The fiber 
optic cable 140 directs the laser pulses to objects on the PCB 
150. Although shown using a single fiber optic cable 140, 
additional fiber optic cables may be used to induce surface 
25 displacement, particularly for larger objects on the PCB 150. 
In one embodiment, a laser ultrasound and vibrometer 
system induces sound waves in a semiconductor chip and 
detects the surface displacement(s) resulting from the 
induced sound waves. An inspection system receives signals 
from the ultrasound and vibrometer system, the signals 
including information about surface displacement of the 
semiconductor chip. Such an inspection system may also 
receive a reference signal that may be derived from the same 
semiconductor chip (e.g., in the case of symmetrical solder 
bumps, as explained below) or from another reference semi-
conductor chip that is known to have no defects in its corre-
sponding solder joints. The inspection system may be con-
figured to process the received signals using time-domain 
error ratio analysis, frequency-domain spectral analysis, 
defect pattern recognition methods, and/or preferably corre- 35 
lation coefficient analysis or a derivative thereof to inspect for 
solder joint defects (e.g., thermal cycle induced cracks in flip 
chip solder joints). Detection of surface displacement(s) pref-
erably occurs at optimum detection locations on the chip 
surface. In this regard, an inspection system according to the 
preferred embodiments can be placed in-line and serve as a 
low-cost go/no-go inspection tool to screen out defects in 
solder joints at an early stage in the manufacturing process. 
Additionally, an inspection system may have application in 
the development process (e.g., laboratory applications). 
Beam focus is adjusted using the laser focus stage 130. The 
stage 170 may be positioned to enable the laser pulses to 
impinge on various objects located on the PCB 150. Move-
ment of the stage 170 is manually controlled and independent 
30 from the movement stage 175, which is controlled by the 
processing device 100. The processing device 100 provides 
actuation signals to the motor controllers 180. In some 
embodiments, the position of the laser may be moved alone or 
in cooperation with the stages 170 and 175. 
The vibrometer 190 may be configured as a laser Doppler 
vibrometer, which measures the out-of-plane surface vibra-
tions induced by the laser pulses. The vibrometer 190 senses 
changes in the phase of laser light scattered from a vibrating 
surface of an object on the PCB 150 and provides a voltage 
40 signal (or current signal in some embodiments) proportional 
to instantaneous surface displacements. The vibrometer 190 
may include a filter (not shown), which can limit the signal 
bandwidth to two different pass-bands. For example, signals 
may be limited to a pass-band from approximately 25 kHz to 
Although described in the context of solder joint inspection 
45 approximately 2 MHz., which enables a resolution of 
approximately 0.07 nanometers (nm). A second pass-band 
may range from approximately 25 kHz to approximately 20 
MHz, which can be used for wider band signal measure-
ments. 
in flip-chips attached to printed wiring boards (PWBs) or 
printed circuit boards (PCBs ), it will be understood in the 
context of this disclosure that the scope of this disclosure 
includes other interconnect bump or joint technology, as well 50 
as systems where components or devices are connected to a 
surface with solder or other interconnect materials. 
Also covered by this disclosure are systems and methods 
that provide for the inspection of other features and compo-
nents such as electronic packages, board cracks, missing 55 
bumps, misalignments, etc. Other capabilities considered 
within the scope of this disclosure include the inspection of 
leadless surface mount components, such as flex cracks in 
multi-layer chip capacitors, among other capabilities. 
FIG. 1 is a schematic diagram of an example test/evalua- 60 
tion system 10, which incorporates an embodiment of an 
inspection system. The test/evaluation system 10 includes a 
processing device 100 (e.g., computer, signal processing 
chip, etc.), a laser 110, a laser input coupler 120, a laser focus 
stage 130, one or more fiber optic cables 140, a printed circuit 65 
board (PCB) 150 having one or more objects (e.g., compo-
nents) that are soldered to the PCB 150, a vision sensor 160, 
FIG. 2 is a schematic diagram of an exemplary object (e.g., 
semiconductor chip) 202 that may be disposed on the PCB 
150 (FIG. 1). The object 202 is shown with diagrammatic 
representations of exemplary inspection points 204 imple-
mented by the vibrometer 190 (FIG. 1). The inspection points 
204 are configured in a 14x14 pattern, as shown by way of 
illustration and not limitation. The object 202 is also shown 
with a diagrammatic representation of a laser excitation spot 
206, represented here in elliptical fashion, although not lim-
ited to such a geometry. It will be understood that the spot 206 
may impinge on other areas of the object 202, and/or addi-
tional spots (e.g., through use of additional fiber optic cables 
140, FIG. 1, for example) may be used. The object 202 
includes solder bumps 208 located at least along the periphery 
of the object 202. In one embodiment, the solder bumps 208 
(represented using circles) are arranged in symmetrical fash-
ion with respect to a reference point (e.g., the physical center 
of the object 202), such that an inspection location 210 has a 
US 7,492,449 B2 
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mirror image location 212. Other bump patterns and other 
inspection location symmetry may be used. The 14x 14 points 
inspection pattern is preferably selected so that the pitch (i.e., 
center-to-center distance) of the inspection points 204 is the 
same as the solder bump pitch, and each solder bump 208 has 
an inspection point 204 right on top of it. This exemplary 
scanning inspection pattern gives detailed information of the 
vibration response of the objects' whole surface. 
In some implementations, the 14x14 scanned inspection 
points 204 in FIG. 2 may provide more information than 
necessary to evaluate an object's solder joints. By choosing 
optimum inspection locations in some embodiments, fewer 
(e.g., two) inspection points may be enough for processing. 
Average modified correlation coefficients (MCCs) (explained 
below) for inspection points collected at different distances 
from the center of a chip were collected using a test setup as 
described below. When comparing defective target chips (on 
target panels) with a reference chip (chip or chips with no 
defects on reference panels), it was revealed that the closer the 
inspection points were to the chip edge (at or near solder 
bump locations), the higher the MCC values are. However, 
the closer the inspection points were to the chip center (e.g., 
in proximity to the shown excitation point 206), the smaller 
the MCC values. For a comparison between two reference 
chips, the MCC values vary in the same pattern but in a much 
smaller range. These observations indicate that the locations 
closer to the solder joints are the optimum choices for inspec-
tion. Analyses have shown that by using the data collected on 
the four corners of the chip may be enough to evaluate the 
chip's solder joint quality using a MCC method, ER method, 
among other methods. 
6 
tions. In the example of FIG. 3, the software in the memory 
314 includes the inspection system 300 according to one 
embodiment and a suitable operating system (O/S) 322. The 
operating system 322 essentially controls the execution of 
other computer programs, such as the inspection system 300, 
and provides scheduling, input-output control, file and data 
management, memory management, and communication 
control and related services. 
The inspection system 300 is a source program, executable 
10 program (object code), script, or any other entity comprising 
a set of instructions to be performed. The inspection system 
300 can be implemented, in one embodiment, as a distributed 
network of modules, where one or more of the modules can be 
accessed by one or more applications or programs or compo-
15 nents thereof. In some embodiments, the inspection system 
300 can be implemented as a single module with all of the 
functionality of the aforementioned modules. When the 
inspection system 300 is implemented as a source program, 
then the program is translated via a compiler, assembler, 
20 interpreter, or the like, which may or may not be included 
within the memory 314, so as to operate properly in connec-
tion with the O/S 322. Furthermore, the inspection system 
300 can be written with (a) an object oriented progranmiing 
language, which has classes of data and methods, or (b) a 
25 procedure programming language, which has routines, sub-
routines, and/or functions, for example but not limited to, C, 
C++, Pascal, Basic, Fortran, Cobol, Perl, Java, and Ada. 
The I/O devices 316 may include input devices such as, for 
example, a keyboard, mouse, scarmer, microphone, etc. Fur-
30 thermore, the I/O devices 316 may also include output 
devices such as, for example, a printer, display, etc. Finally, 
the I/O devices 316 may further include devices that commu-
nicate both inputs and outputs such as, for instance, a modu-
lator/demodulator (modem for accessing another device, sys-
FIG. 3 is a block diagram showing a configuration of the 
processing device 100 incorporating an inspection system. In 
FIG. 3, an inspection system is denoted by reference numeral 
300. In some embodiments, an inspection system may com-
prise one or more components of the processing device 100, 
among other components. Generally, in terms of hardware 
architecture, the processing device 100 includes a processor 
312, memory 314, and one or more input and/or output (I/O) 
devices 316 (or peripherals) that are communicatively 
coupled via a local interface 318. The local interface 318 may 
be, for example, one or more buses or other wired or wireless 
connections. The local interface 318 may have additional 
elements such as controllers, buffers (caches), drivers, repeat-
ers, and receivers, to enable communication. Further, the 45 
local interface 318 may include address, control, and/or data 
connections that enable appropriate communication among 
the aforementioned components. 
35 tern, or network), a radio frequency (RF) or other transceiver, 
a telephonic interface, a bridge, a router, etc. 
When the processing device 100 is in operation, the pro-
cessor 312 is configured to execute software stored within the 
memory 314, to communicate data to and from the memory 
40 314, and to generally control operations of the processing 
device 100 pursuant to the software. The inspection system 
300 and the O/S 322, in whole or in part, but typically the 
latter, are read by the processor 312, perhaps buffered within 
the processor 312, and then executed. 
When the inspection system 300 is implemented in soft-
ware, as is shown in FIG. 3, it should be noted that the 
inspection system 300 can be stored on any computer-read-
able medium for use by or in connection with any computer-
related system or method. In the context of this document, a The processor 312 is a hardware device for executing soft-
ware, particularly that which is stored in memory 314. The 
processor 312 may be any custom made or commercially 
available processor, a central processing unit (CPU), an aux-
iliary processor among several processors associated with the 
processing device 100, a semiconductor-based microproces-
sor (in the form of a microchip or chip set), a macroprocessor, 
or generally any device for executing software instructions. 
50 computer-readable medium is an electronic, magnetic, opti-
cal, or other physical device or means that can contain or store 
a computer program for use by or in connection with a com-
puter related system or method. The inspection system 300 
can be embodied in any computer-readable medium for use 
55 by or in connection with an instruction execution system, 
apparatus, or device, such as a computer-based system, pro-
cessor-containing system, or other system that can fetch the 
instructions from the instruction execution system, apparatus, 
or device and execute the instructions. 
The memory 314 may include any one or combination of 
volatile memory elements (e.g., random access memory 
(RAM)) and nonvolatile memory elements (e.g., ROM, hard 
drive, etc.). Moreover, the memory 314 may incorporate elec- 60 
tronic, magnetic, optical, and/or other types of storage media. 
Note that the memory 314 may have a distributed architecture 
In an alternative embodiment, where the inspection system 
300 is implemented in hardware, the inspection system 300 
can be implemented with any or a combination of the follow-
ing technologies, which are each well known in the art: a 
discrete logic circuit(s) having logic gates for implementing 
logic functions upon data signals, an application specific 
integrated circuit (ASIC) having appropriate combinational 
in which where various components are situated remotely 
from one another but may be accessed by the processor 312. 
The software in memory 314 may include one or more 65 
separate programs, each of which comprises an ordered list-
ing of executable instructions for implementing logical func- logic gates, a programmable gate array(s) (PGA), a field 
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programmable gate array (FPGA), etc; or can be imple-
mented with other technologies now known or later devel-
oped. 
FIG. 4 is a flow diagram of one method embodiment 300a 
the inspection system 300 can use to inspect one or more 
objects. FIGS. 5-7B are various plots that will be used in 
conjunction with the discussion of the flow diagram of FIG. 4. 
In particular, the plots in FIGS. 5-7B represent the results of 
a test set-up that is described briefly below. Further informa-
tion about the test set-up can be found in the provisional from 10 
which this disclosure is based. A test device was provided that 
included a daisy chain flip chip test die with 48 eutectic solder 
bumps (24 daisy chain pairs) around the perimeter of the 
device. The device size was 6.35 millimeters (mm) x6.35 mm 
and the typical solder bump diameter was 190 micrometers 15 
(µm) with a bump pitch of 457 µm. The chips were surface 
mounted and reflowed without underfill together with other 
surface mount devices. Each panel had six board units, and 
each board had three chips. Five such panels were electrically 
tested to make sure all 90 flip chips mounted on them had 20 
good connections. Then, three panels were kept as references 
and the other two panels were put through air-to-air tempera-
ture cycling using condition G of the JEDEC standard 
JESD22-A104-B, with a temperature range from -40° Cel-
sius (° C.) to 125° C. The dwell time at both high and low 25 
temperatures was 30 minutes. Cracks generally initiate and 
grow within solder joints during thermal cycling due to coef-
ficient of thermal expansion (CTE) mismatch. For flip chips 
without underfill, these cracks grow faster and eventually lead 
to the failure of the solder joint connections. After 100 ther- 30 
ma! cycles, all the chips failed in the electrical test, indicating 
that cracked solder joints occurred. The three reference pan-
els were named Rl, R2, and R3, respectively, and the two 
thermal cycled panels were named Al and A2, respectively. 
X-ray analysis was performed before laser ultrasound test- 35 
ing. The equipment used for X-ray analysis was a nanofocus 
inspection system, which offered micrometer defect detec-
tion capabilities. The X-ray system had a five-axes control for 
precise sample positioning at different angles. X-ray images 
of the reference chip and of a defective chip revealed very few 40 
differences between the reference chip and the thermal cycled 
chip. The images, including oblique views, were unable to 
show any evidence of cracks, and essentially revealed a few 
images of voids in a localized area of the chip. 
The setup was implemented using the test/evaluation sys- 45 
tern 10 shown in FIG. 1, and thus will herein be described with 
reference to the test/evaluation system 10. The test/detect 
system 10 included the laser 110 configured as a pulsed Nd: 
YAG laser, with an operating wavelength of 1064 nm and a 20 
Hertz (Hz) pulse repetition rate. The laser 110 was capable of 50 
generating pulses with a width on the order of 4-5 ns with the 
maximum pulse energy of 45 milli-Joules (mJ), which can be 
adjusted by a motorized optical attenuator incorporated in the 
laser 110 (FIG. 1) but not shown. The fiber optic cable 140 
was used to launch optical energy onto the sample (e.g., 55 
object 202, FIG. 2) with an angle of illumination of 45°. The 
45° angle allows the interferometer (of the laser vibrometer 
190) to be positioned perpendicular to the object surface to 
access any point on the surface. Other angles of illumination 
may be used. Before each experiment, the laser output power 60 
was measured and tuned at the output end of the fiber optic 
cable 140. In the set-up experiments, 70 milli-Watt (mW) 
average power was used, which corresponds to a pulse energy 
of 3.5 ml/pulse at the 20 Hz repetition rate. An elliptical 
excitation spot, similar to that shown in FIG. 2 (e.g., excita- 65 
tion laser spot 206), had an area of about 2.5 mm2, giving an 
approximate energy density of0.14 Joules-per-centimeters-
8 
squared (J/cm2). Ultrasonic waves in the thermoelastic 
regime were generated in the experiments. 
The vibrometer 190 was used to measure the out-of-plane 
surface displacements at selected inspection points, such as 
represented by inspection point 204 of FIG. 2. For a single 
inspection point, multiple measurements were taken at con-
secutive laser pulses and averaged to suppress signal noise. 
The analog output signal of the vibrometer 190 was sampled 
at 25 MHz with a data acquisition card, such as would be 
implemented in the processing device 100 (FIG. 1). The pulse 
duration was about 4-5 ns and data was typically acquired 
during a period of approximately 160 µs. The vision sensor 
160 was used to locate the circuit board fiducials, and the 
processing device 100 calculated the excitation and detection 
coordinates and drove the movement stage 175 (FIG. 1). The 
movement stage 175, as explained above, positioned the test 
device (e.g., PCB 150, FIG. 1) under the vibrometer probe 
(also known as an interferometer) for measurement at 
selected points (e.g., inspection points 204). The positioning 
repeatability of the stage 170 was approximately ±6 µm and 
±4 µm in the X and Y axis, respectively. The laser excitation 
point (e.g., 206, FIG. 2) was positioned by a manual stage 170 
affixed to the top of the stage 175. The manual stage 170 uses 
preloaded linear motion components and linear encoders (not 
shown) for precision positioning, and the overall stage preci-
sion was estimated to be better than ± 10 µm in each axis. The 
PCB 150 was held by a vacuum fixture during the experi-
ments. 
It should be understood that any process descriptions or 
blocks in flow diagrams shown in FIG. 4 and FIG. 10 should 
be understood as representing modules, segments, or portions 
of code which include one or more executable instructions for 
implementing specific logical functions or steps in the pro-
cess, and alternate implementations are included within the 
scope of the preferred embodiments in which functions may 
be executed out of order from that shown or discussed, includ-
ing substantially concurrently or in reverse order, depending 
on the functionality involved, as would be understood by 
those reasonably skilled in the art. 
With reference to FIG. 4, block 402 of the method 300a 
includes receiving a reference signal having first surface dis-
placement information, and block 404 includes receiving a 
target signal having second surface displacement informa-
tion. FIG. 5 is a signal plot 500 of a waveform of signals 
collected from a test panel. Signal plot 500 includes a vertical 
or y-axis 502, and a horizontal or x-axis 504. The y-axis 502 
represents the mean centered voltage signal in units of volts, 
and the x-axis 504 represents the time or duration in units of 
seconds for signal waveforms (explained below) to diminish 
to approximately zero volts. Waveforms 506 and 508 corre-
spond to target signals from a first panel (Al) and a second 
panel (A2), respectively, of the test panel. Waveforms 510, 
512, and 514 correspond to reference signals from a first 
reference panel (Rl), second reference panel (R2), and third 
reference panel (R3), respectively. The waveforms 506-514 
have the representations shown in ledger 516. The waveforms 
506-514 were collected from a single point on five different 
boards. These signals were collected from the same chip 
location on each panel in order to minimize positional varia-
tions. As shown, the waveforms 510-514 of the three refer-
ence signals match each other well, while the other two wave-
forms 506 and 508 corresponding to thermally cycled 
samples deviate from the reference signals. 
The power spectra of these signals are shown in FIG. 6. In 
particular, signal plot 600 has y-axis 602 corresponding to 
signal power and reveals relative amplitudes, an x-axis 604 
corresponding to frequency (in units of MHz), and a ledger 
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616. Power spectra 606 and 608 correspond to thermally 
cycled samples as indicated in FIG. 5, and power spectra 
610-614 correspond to reference samples. As illustrated, the 
power spectra 606-614 show the same relationship as the 
waveforms 506-514. Furthermore, the signal peak ampli-
tudes corresponding to thermal cycled samples ( 606 and 608) 
are higher than those corresponding to the reference samples 
(610-614). Also, the resonant frequencies corresponding to 
thermally cycled samples ( 606 and 608) are lower than those 
corresponding to the reference samples (610-614). These 10 
phenomenon indicate weaker interconnections in thermally-
cycled chips. 
With reference to FIG. 4, block 406 includes determining a 
correlation coefficient between the first surface displacement 
information corresponding to the reference signal and the 15 
second surface displacement information corresponding to 
the target signal, the correlation coefficient indicating 
whether an inspected object exhibits a defect. Investigation of 
scatterplots of the signal waveforms of FIG. 5 indicate that 
signals obtained from different reference samples have some 20 
extent of linear dependence, whereas signals from the refer-
ence and defective samples are substantially independent. 
This linear relationship between two reference signals forms 
the basis for the correlation coefficient calculation. Note that 
in some embodiments, the inspection system 300 (FIG. 3) 25 
may be configured to provide alternatives or supplements to 
the correlation coefficient analysis. For example, during 
evaluation, or at other periods of test/evaluation, a user 
prompt may be provided on a computer display that provides 
a user with selectable options that include the correlation 30 
coefficient, error ratio (ER) method, among others. 
The correlation coefficient, r, can be calculated by the 
following equation: 
10 
the same location on two different panels. The mean value of 
(1-r) is about 0.03, indicating strong linear relationship. 
FIG. 7B shows analysis results of a reference chip and a 
thermally cycled chip. The two chips are at the same location 
of two different panels. The mean value of (1-r) in this case 
is 0.917, indicating that the signals from a reference (good) 
chip did not correlate well with the signals from a thermally 
cycled (cracked) chip. Furthermore, the maximum value of 
(1-r) resulting from the comparisons between the reference 
chips is 0.197, which is much less than the minimum (1-r) 
value of comparisons between a reference and a cracked chip. 
If, for instance, a user sets a threshold (1-r) value equal to 
0.4, then the quality of chip's solder joint connection can be 
checked by inspecting any point on the chip surface. 
As explained above, in some embodiments, the inspection 
system 300 may make a determination, through user coop-
eration or automatically based on predefined criteria, whether 
to use a correlation coefficient, a modified correlation coeffi-
cient, an error ratio, and/or other methods. An error ratio 
method quantitatively identifies signal differences, and has an 
operation that includes integrating the total squared error 
between the waveforms and then normalizing this integrated 
value by one waveform chosen to be as reference. The equa-
tion is shown as follows: 
f [f(t)- r(t)fdt 
ER= , 
j[r(t)]2dt 
Eq. 2 
where f(t) is the measured waveform, andr(t) is the reference 
waveform. Additional information about the ER method can 
be found in commonly assigned U.S. Pat. No. 6,747,268, 
35 herein incorporated by reference. 
Eq. 1 There are several factors to consider in choosing between 
an ER method versus, for example, a modified correlation 
coefficient (MCC) method. For example, the scale of the ER 
method generally depends on the device being tested. This 
40 limitation makes it difficult to set up a universal threshold ER 
value to separate defective samples from reference samples. 
Thus, the ER method should generally, though not necessar-
ily, be used for relative comparisons between similar product where Rn is the reference signal, R is the mean of Rn, An is the 
signal to be compared with Rn, A is the mean of An. In one 
embodiment, A and R comprise vibration amplitude mea- 45 
surements in volts, each vector comprising a series of surface 
displacement amplitudes varying with time. The correlation 
coefficient is a scalar value, which lies between -1 and 1. The 
correlation coefficient represents a normalized measure of the 
strength of the linear relationship between two vectors. A 
value of r equal to 1 indicates that the two vectors Rn and An 
correlate positively and perfectly. If on the other hand the two 
vectors vary oppositely and perfectly, r is equal to -1. If the 
two vectors vary independently, then r is equal to 0. Since the 
ER method gives larger values when the differences between 
two signals are large, and since some embodiments may 
provide the correlation coefficient and error ratio (ER) 
method as selectable options, the correlation coefficient 
results may be made consistent with those of ER by using a 
modified correlation coefficient. A modified correlation coef-
ficient limits the result in the range of 0 to 1. Thus, a modified 
correlation coefficient, (l-r2), can be used in inspection 
analysis instead of r. Thus, when (1-r) equals 1, the two 
signals are independent, and when (l-r2 ) is close to or equal 
to 0, the two signals have strong linear dependence. 
FIG. 7A shows modified correlation coefficient (MCC) 
analysis results of two reference chips. The two chips are at 
types. 
Another factor to consider is excitation laser power and its 
effect on the ER method as compared to the MCC method. 
The excitation laser power should be within a defined range. 
For example, in one embodiment, the excitation laser power 
generally should be high enough to generate measurable and 
50 less noisy vibration signals, but not too high to go beyond the 
thermoelastic regime and cause ablation. Note that the scope 
of the preferred embodiments may also be applied to some 
implementations that are not strictly non-destructive, such as 
when operating in the ablation regime. ER values can be 
55 affected by laser power fluctuation. For example, the surface 
displacement (e.g., vibration) waveform amplitude (such as 
those shown in FIG. 5) may increase with increasing excita-
tion laser power, but the waveform shape change is minimal. 
Since the ER calculation uses integration of the amplitude 
60 differences, the amplitude change caused by laser power 
variation may change the ER. Because the laser power fluc-
tuation causes little change in signal frequency and phase, a 
method such as the MCC method, which is insensitive to 
signal amplitude but is able to reflect the change of signal 
65 phase and frequency, may be better suited to minimize the 
effect of power fluctuation. Experiments show that when the 
laser power level is set between a range of approximately 50 
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mW and 70 mW, the MCC method allows a wider range of 
laser power variation than the ER method. Also, when the 
laser power is below approximately 40 mW, both the ER 
value and the MCC value increase and deviate from 0. Thus, 
to get comparable data, the laser power used in exciting both 
the reference chip and the defective chip should be kept in a 
range of about ± 10 mW, which is a condition that can be met 
with a fixed laser attenuator setting. 
12 
corner, all using the MCC method. The two (1-r) values 
were then averaged to give the final value for the test. 
In FIG. 9, the three rows 90S in the front are the results for 
the chips located on panels Rl, R2, and R3. They are all 
reference panels with good solder joint connections. The 
average values of MCC are all lower than 0.1 with only one 
exception (Chip 7 on panel R2). The two rows 910 in the back 
are the results forthe chips located on panels Al andA2. They 
are both thermally cycled panels. The values of MCC are As explained above, embodiments of the inspection sys-
tems and methods can be implemented using two separate 
chips (a reference chip and a target chip, the target chip having 
a known defect in the solder joint and the reference chip(s) 
having "known good" solder joints) or a single chip (with 
both the reference signals and target signals derived from the 
same chip). In a test arrangement similar to that shown in FIG. 
1, transient vibration responses of the whole chip surface 
were studied using a scanning pattern as described in asso-
ciation with FIG. 2. FIGS. SA-SD show contour plots of the 
surface vibration responses. In particular, FIGS. SA and SB 
are contour plots derived from reference chips at two time 
instances, and FIGS. SC and SD are contour plots derived 
from object surfaces (at two time instances) that exhibited 
defects in the solder joints. As shown, the vibration responses 
10 much higher than those of the reference group. A threshold 
value of 0.2 for the MCC, for example, would thus success-
fully separate all the 36 chips with bad connections from the 
54 well-connected chips. Thus, an auto-comparison using, for 
example, the MCC calculation can evaluate the chip's solder 
15 joint connection using only a few number (e.g., two) of sym-
metrically distributed inspection points, provided that the 
component shape and solder bump distribution have symme-
try, and the laser excitation source is at the symmetry center. 
The use of auto-comparison eliminates the dependence on a 
20 known good reference, and can reduce the inspection time 
significantly. Note that auto-comparison is described using 
the MCC method, but the ER method as well as other methods 
can be used as well. 
of the reference chips show a circularly symmetric shape, but 
the responses of target chips (thermally cycled samples) show 25 
asymmetric twisting. If the chip's bumps are symmetrically 
distributed and the laser excitation point is located at a center 
of symmetry, and if all the solder joints are well-connected, 
then the response should show a symmetric shape as verified 
by the experimental data. The asymmetric response shape of 30 
the thermally cycled samples indicates weak solder joint con-
nections at one or more locations. Based at least in part on this 
experimental observation, it is recognized that signals col-
lected from symmetric locations on a single chip can be 
compared to evaluate the chip's solder joints. In particular, as 35 
long as the chip's bump locations are symmetrically distrib-
uted and the laser excitation point is located at the center of 
symmetry, the symmetry of the surface's vibration shape 
should reflect the quality of the solder joint connections. 
ER methods, correlation coefficient methods, and MCC 40 
methods can be used to perform "auto-comparison" (i.e., 
comparing data from symmetric locations on the same chip). 
With regard to ER methods, an ER value may be affected by 
factors such as excitation laser power level, flip chip dimen-
sion and bump location, and/or solder joint quality. Thus, a 45 
"lower" ER value in one type of flip chip doesn't necessarily 
mean it is any better than a relatively "higher" ER value from 
another type of device. The comparison is relevant within the 
same type of device and using the same testing parameters, 
and that is one reason it is often difficult to configure a 50 
"universal" threshold with an ER method. Thus, an ER 
method may be used for auto-comparison since ER values can 
In light of the above disclosure, it is clear that another 
embodiment of an inspection method 300b, as illustrated in 
FIG. 10, comprises receiving a reference signal having first 
surface displacement information from a first location on an 
object (1002) and receiving a target signal having second 
surface displacement information from a second location on 
the object, the first location and the second location being 
symmetrical (or substantially similar) with respect to a refer-
ence point (e.g., the center where the laser impinges on the 
object) (1004). In 1006, a comparison is made between the 
first surface displacement information corresponding to the 
reference signal and the second surface displacement infor-
mation corresponding to the target signal to determine 
whether the object is defective. If no defect is detected, the 
process (1002-1006) may begin again at additional symmetri-
cal locations (lOOS) using the same reference point or a dif-
ferent reference point. The process may continue for subse-
quent locations until a defect is discovered or until a threshold 
number of locations have been evaluated. Alternatively, the 
process may end if no defect is detected after the first and 
second inspection locations provides no evidence of a defect. 
If a defect is detected, the process is completed and the object 
is flagged as defective (1010). 
It should be emphasized that the above-described embodi-
ments, particularly, any "preferred" embodiments, are merely 
possible examples of implementations, merely set forth for a 
clear understanding of the principles of the disclosed systems 
and methods. Many variations and modifications may be 
made to the above-described embodiment(s) without depart-
ing substantially from the principles of the disclosure. All 
such modifications and variations are intended to be included 
be calculated using signals on the same device and compared 
with a good device of the same design and using the same 
testing parameter. 55 herein within the scope of this disclosure. 
FIG. 9 shows the result ofan auto-comparison method. The 
plot shows a first axis 902 corresponding to the average (1-r) 
value, a second axis 904 corresponding to the panel identifi-
cation (ID) (e.g.,Al,A2, Rl, R2, andR3), andathirdaxis906 
corresponding to the chip ID. Using a similar set-up to that 60 
discussed in association with FIG. 1, a total of90 samples on 
five different panels were analyzed. For each sample chip, 
only four signals collected from the four comers of the chip 
were used for calculation. The signal detected from the lower 
left comer of the chip was compared with the one detected 65 
from the upper right comer, the signal detected from the lower 
right comer was compared with the one from the upper left 
What is claimed is: 
1. An inspection method, comprising: 
receiving a reference signal having first surface displace-
ment information, the first surface displacement infor-
mation corresponding to a non-zero displacement of a 
first surface known in advance of inspection to have no 
defects; 
receiving a target signal having second surface displace-
ment information, the second surface displacement 
information corresponding to a non-zero displacement 
of a second surface; 
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determining a correlation coefficient between the first sur-
face displacement information and the second surface 
displacement information, the correlation coefficient 
determined according to an equation for r, wherein the 
equation comprises: 
r = ----,========= 
10 
where Rn corresponds to the first surface displacement 
information, R corresponds to a mean of Rm An corre- 15 
sponds to the second surface displacement information, 
and A is a mean of An; 
determining a modified correlation coefficient, the modi-
fied correlation coefficient equal to (l-r2); 
comparing the determined modified correlation coefficient 20 
with a threshold modified correlation coefficient; and 
indicating whether the inspected object exhibits a defect 
based on the comparison between the determined modi-
fied correlation coefficient and the threshold modified 
correlation coefficient. 25 
2. The method of claim 1, wherein receiving the reference 
signal comprises receiving the reference signal derived from 
detecting the first surface displacement information from the 
inspected object located on a printed circuit board. 
3. The method of claim 1, wherein receiving the reference 30 
signal comprises receiving the reference signal derived from 
detecting the first surface displacement information from a 
reference object that is located on a printed circuit board 
distinct from a printed circuit board comprising the inspected 
object. 35 
4. The method of claim 1, further comprising determining 
an error ratio between the first surface displacement informa-
tion and the second surface displacement information, the 
error ratio indicating whether the inspected object exhibits a 
defect. 40 
5. An inspection system, comprising: 
logic configured to receive a reference signal and a target 
signal, the reference signal having first surface displace-
ment information and the target signal having second 
surface displacement information, the first surface dis- 45 
placement information corresponding to a non-zero dis-
placement of a first surface known in advance of inspec-
tion to have no defects, the second surface displacement 
information corresponding to a non-zero displacement 
of a second surface, said logic further configured to: 50 
determine a correlation coefficient between the first surface 
displacement information and the second surface dis-
placement information, the correlation coefficient deter-
mined according to an equation for r, wherein the equa-
tion comprises: 55 
r = ----,========= 60 
where Rn corresponds to the first surface displacement 
information, R corresponds to a mean of Rm An corre- 65 
sponds to the second surface displacement information, 
and A is a mean of An; and 
14 
indicate whether an inspected object exhibits a defect 
based on a value of the correlation coefficient. 
6. The system of claim 5, wherein the logic is further 
configured to receive the reference signal from the inspected 
object located on a printed circuit board. 
7. The system of claim 5, wherein the logic is further 
configured to receive the reference signal from a reference 
object that is located on a printed circuit board distinct from a 
printed circuit board comprising the inspected object. 
8. The system of claim 5, wherein the logic is further 
configured to determine an error ratio between the first sur-
face displacement information and the second surface dis-
placement information, the error ratio indicating whether the 
inspected object exhibits a defect. 
9. The system of claim 5, wherein the logic is further 
configured to present a user with an ability to choose at least 
one comparison method among a plurality of comparison 
methods to compare the first surface displacement informa-
tion and the second surface displacement information. 
10. The system of claim 5, wherein the logic is further 
configured to automatically determine at least one compari-
son method among a plurality of comparison methods to use 
to compare the first surface displacement information and the 
second surface displacement information. 
11. The system of claim 5, wherein the correlation coeffi-
cient includes a modified correlation coefficient, the modified 
correlation coefficient equal to (1-r). 
12. The system of claim 5, further comprising a processor 
configured to execute the logic. 
13. The system of claim 5, wherein the logic comprises at 
least one of hardware and software. 
14. An inspection system, comprising: 
means for receiving a reference signal having first surface 
displacement information, the first surface displacement 
information corresponding to a non-zero displacement 
of a first surface known in advance of inspection to have 
no defects; 
means for receiving a target signal having second surface 
displacement information, the second surface displace-
ment information corresponding to a non-zero displace-
ment of a second surface; and 
means for: 
determining a correlation coefficient between the reference 
signal and the target signal, the correlation coefficient 
determined according to an equation for r, wherein the 
equation comprises: 
where Rn corresponds to the first surface displacement 
information, R corresponds to a mean of Rm An corre-
sponds to the second surface displacement information, 
and A is a mean of An; 
determining a modified correlation coefficient, the modi-
fied correlation coefficient equal to (l-r2); 
comparing the determined modified correlation coefficient 
with a threshold modified correlation coefficient; and 
indicating whether the inspected object exhibits a defect 
based on the comparison between the determined modi-
fied correlation coefficient and the threshold modified 
correlation coefficient. 
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15. A computer-readable medium having a computer pro-
gram for inspecting an object, the computer-readable medium 
comprising: 
logic configured to receive a reference signal having first 
surface displacement information, the first surface dis-
placement information corresponding to a non-zero dis-
placement of a first surface known in advance of inspec-
tion to have no defects; 
logic configured to receive a target signal having second 
surface displacement information, the second surface 10 
displacement information corresponding to a non-zero 
displacement of a second surface; and 
logic configured to determine a correlation coefficient 
between the reference signal and the target signal, the 
correlation coefficient determined according to an equa- 15 
tion for r, wherein the equation comprises: 
16 
16. An auto comparison method, comprising: 
receiving a reference signal having first surface displace-
ment information from a first location on an object; 
receiving a target signal having second surface displace-
ment information from a second location on the object, 
the first location and the second location being substan-
tially symmetrical with respect to a reference point; 
comparing the reference signal and the target signal to 
determine whether the object is defective; and 
indicating whether the object is defective. 
17. The method of claim 16, wherein comparing comprises 
performing at least one of a correlation coefficient method, an 
error ratio method, frequency-domain spectral analysis 
method, and defect pattern recognition method. 
18. The method of claim 17, wherein the correlation coef-
ficient includes a modified correlation coefficient. 
19. An auto comparison system, comprising: logic config-
ured to receive a reference signal having first surface dis-
r = ---r========= 
where Rn corresponds to the first surface displacement 
information, R corresponds to a mean of Rm An corre-
sponds to the second surface displacement information, 
and A is a mean of An; 
20 placement information from a first location on an object, 
receive a target signal having second surface displacement 
information from a second location on the object, the first 
location and the second location being substantially sym-
metrical with respect to a reference point, and compare the 
25 reference signal and thetarget signal to determine whether the 
object is defective. 
logic configured to determine a modified correlation coef-
ficient, the modified correlation coefficient equal to 30 
c1-r2); 
logic configured to compare the determined modified cor-
relation coefficient with a threshold modified correlation 
coefficient; and 
20. The system of claim 19, wherein when the logic is 
comparing, the logic is configured to perform at least one of 
a correlation coefficient method, an error ratio method, fre-
quency-domain spectral analysis method, and defect pattern 
recognition method. 
21. The system of claim 19, wherein the correlation coef-
ficient includes a modified correlation coefficient. 
logic configured to indicate whether an inspected object 
exhibits a defect based on the comparison between the 
determined modified correlation coefficient and the 
threshold modified correlation coefficient. 
35 22. The system of claim 19, wherein the logic comprises at 
least one of software and hardware. 
* * * * * 
